User Guide
<%27
7UGT
U/CPWCN
80 2YHUYLHZ
WLPHIRUWKHULSSOHVLJQDOVWRVWDELOL]HDQGLGHQWLI\ZKLFK
,2GHYLFHPXVWLQVHUWWKHUHVSRQVHYHFWRU5HIHUWR&KDSWHUIRUGHWDLOVRQ
KRZWKHLQWHUUXSWUHVSRQVHYHFWRULVXWLOL]HGE\WKH&38
)LJXUH ,QWHUUXSW5HTXHVW$FNQRZOHGJH&\FOH
1RQ0DVNDEOH,QWHUUXSW5HVSRQVH
Figure 10 illustrates the request/acknowledge cycle for the non-maskable
interrupt. This signal is sampled at the same time as the interrupt line, but
this line takes priority over the normal interrupt and it can not be disabled
under software control. Its usual function is to provide immediate
response to important signals such as an impending power failure. The
CPU response to a non-maskable interrupt is similar to a normal memory
read operation. The only difference is that the content of the data bus is
ignored while the processor automatically stores the PC in the external
stack and jumps to location
0066H. The service routine for the non-
maskable interrupt must begin at this location if this interrupt is used.
In
Refresh
PC
M1
Last M Cycle of Instruction
CLK
D
7
— D
0
A
15
— A
0
INT
MREQ
RD
WAIT
T
1
T
2
T
W*
T
3
T
W*
M1
IORQ
Last T State