Specifications

Wireless-Tag Technology Co., Ltd. V1.0.0
All rights reserved by Wireless-Tag Technology Co., Ltd. ©2020
http://www.wireless-tag.com
15
slave mode. LSSPI can be connected to any serial master or serial slave peripheral device using one of the
following interfaces.
The features are as follows:
 Supports SPI serial peripheral interface
 Supports SSP protocol
 Supports national semiconductor ray
4.18 Serial Peripheral Interface 2(SPI2)
The SPI/I2S interface can be used to communicate with external devices based on the SPI protocol and the
I2S audio protocol. SPI or I2S mode is selected by software. SPI mode is selected by default after device
reset.
Serial Peripheral Interface (SPI) protocol supports serial communication with external devices in
half-duplex, full-duplex and simplex synchronization modes. This interface can be configured as master
mode, in this case, it provides communication clock (SCK) to external slave device. The interface can also
be operated in multiple configurations.
I2S audio protocol, also a synchronous serial communication interface, uses three external signals. It
supports four different audio standards, including Philips' I2S standard, MSB and LSB alignment standards
and PCM standard. It can achieve half-duplex communication in master-slave mode. When I2S is used as a
master device, it can provide a communication clock to an external slave device.
The features are as follows:

SPI main features
 Master device and slave device modes

Three-wire full-duplex synchronous transmission
 Two-wire half-duplex synchronous transmission (two-way data line)

Two-wire simplex synchronous transmission (one-way data line)
 8-bit to 16-bit data size selection

Multiple modes capability
 8-bit master mode baud rate divider

Slave mode frequency up to fpclk/2
 In both master and slave modes, you can manage NSS by hardware or software:
dynamic changes of master/slave mode operation
 Programmable clock polarity and phase

High-order or low-order can be set
 Special sending and receiving status flags, all support interrupt triggering

SPI bus busy status flag