Datasheet

xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
PN532_C1 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2017. All rights reserved. Product data sheet COMPANY PUBLIC
Rev. 3.6 — 28 November 2017
115436 189 of 222
NXP Semiconductors
PN532/C1
Near Field Communication (NFC) controller
8.7.1 Standard registers
Table 288. Standard registers mapping
Register
address
Register
name
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0
6000h to
6102h
Reserved
6103h Config I0_I1 int1_pol Reserved pad_I1 Reserved pad_I0 enselif Selif[1:0]
6104h Observe_testbus Reserved observe_ciu
6105h Data_rng data_rng
6106h Control_switch_rng Reserved hide_svdd_sig sic_switch_overload sic_switch_en Reserved cpu_need_rng random_dataready Reserved
6107h GPIRQ gpirq_level_P71 gpirq_level_P50 gpirq_level_P35 gpirq_level_P34 gpirq_enable_P71 gpirq_enable_P50 gpirq_enable_P35 gpirq_enable_P34
6108h Reserved
6109h LDO Reserved overcurrent_status sel_overcurrent[1:0] enoffset soft_highspeedreg control_highspeedreg
610Ah i
2
c_wu_control Reserved i
2
c_wu_en_wr i
2
c_wu_en_rd i
2
c_wu_en
610Bh Reserved
610Ch Andet_control andet_bot andet_up andet_ithl[1:0] andet_ithh[2:0] andet_en
610Dh Reserved
610Eh NFC_WI_control Reserved nfc_wi_status Reserved nfc_wi_en_act_req_im nfc_wi_en_clk
610Fh to
61FFh
Reserved
6200h PCR CFR Reserved cpu_freq[1:0]
6201h PCR CER Reserved hsu_enable Reserved
6202h PCR ILR Reserved porpulse_latched Reserved enable_pdselif Reserved gpirq_level int1_level int0_level
6203h PCR Control Reserved clear_wakeup_cond soft_reset
6204h PCR Status i
2
c_wu gpirq_wu SPI_wu HSU_wu CIU_wu Reserved int1_wu int0_wu
6205h PCR Wakeupen i
2
c_wu_en GPIRQ_wu_en SPI_on_en HSU_on_en CIU_wu_en Reserved int1_en int0_en
6206h to
6300h
Reserved
6301h CIU_Mode MSBFirst DetectSync TXWaitRF RxWaitRF PolSigin ModeDetOff CRCPreset[1:0]
6302h CIU_TxMode TxCRCEn TxSpeed[2:0] InvMod TxMix TxFraming[1:0]
6303h CIU_RxMode RXCRCEn RxSpeed[2:0] RxNoErr RxMultiple RxFraming[1:0]
6304h CIU_TxControl InvTx2RFon InvTx1RFon InvTx2RFoff InvTx1RFoff Tx2CW CheckRF Tx2RFEn Tx1RFEn
6305h CIU_TxAuto AutoRFOFF Force100ASK AutoWakeUp Reserved CAOn InitialRFOn Tx2RFAutoEn Tx1RFAutoEn
6306h CIU_TxSel LoadModSel[1:0] DriverSel[1:0] SigOutSel[3:0]
6307h CIU_RxSel UartSel[1:0] RxWait[5:0]
6308h CIU_RxThreshold MinLevel[3:0] Reserved Collevel[2:0]
6309h CIU_Demod AddIQ[1:0] FixIQ Reserved TauRcv[1:0] TauSync[1:0]
630Ah CIU_FelNFC1 FelSyncLen[1:0] DataLenMin[5:0]