Datasheet

Table Of Contents
PN532_C1 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2017. All rights reserved.
Product data sheet
COMPANY PUBLIC
Rev. 3.6 — 28 November 2017
115436 181 of 222
NXP Semiconductors
PN532/C1
Near Field Communication (NFC) controller
8.6.23.46 CIU_TestSel1 register (6321h)
General test signal configuration.
Table 264. CIU_TestSel1 register (address 6321h) bit allocation
Bit 7 6 5 4 3 2 1 0
Symbol LoadModTst[1:0] SICclksel[1:0] SICClkD1 TstBusBitSel[2:0]
Reset 0000 0000
Access R/W R/W R/W R/W R/W R/W R/W R/W
Table 265. Description of CIU_TestSel1 bits
Bit Symbol Description
7 to 6 LoadModTst[1:0] Defines the test signal for the LOADMOD pin
Note: The bits LoadModSel in register CIU_TxSel has to be set to
logic 1 to enable LoadModTst:
Value Description
00 Low
01 High
10 RFU
11 TstBusBit as defined by the TestBusBitSel bit of this
register
5 to 4 SICclksel[1:0] Defines the source for the 13.56 MHz secure IC clock
Value Description
00 GND - secure IC clock is switched off
01 Clock derivated by the internal oscillator
10 Internal CIU clock
11 Clock derivated from the RF Field
3 SICClkD1 Set to logic 1, the secure IC clock is delivered to P31 / UART_TX if the
observe_ciu bit is set to logic 1.
2 to 0 TstBusBitSel(2:0] Select the TstBusBit from the test bus.