Datasheet

Table Of Contents
PN532_C1 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2017. All rights reserved.
Product data sheet
COMPANY PUBLIC
Rev. 3.6 — 28 November 2017
115436 159 of 222
NXP Semiconductors
PN532/C1
Near Field Communication (NFC) controller
8.6.23.19 CIU_RxMode register (6303h)
Defines the reception data rate and framing during receiving.
Table 210. CIU_RxMode register (address 6303h) bit allocation
Bit 7 6 5 4 3 2 1 0
Symbol RXCRCEn RxSpeed[2:0] RxNoErr RxMultiple RxFraming[1:0]
Reset 00000 0 00
Access R/W DY DY DY R/W R/W DY DY
Table 211. Description of CIU_RxMode bits
Bit Symbol Description
7 RxCRCEn Set to logic 1, this bit enables the CRC calculation during reception. The
CRC bytes will not be written within the CIU FIFO.
Note: This bit shall only set to logic 0 at 106 kbit/s.
6 to 4 RxSpeed[2:0] Defines the bit rate while data receiving.
The analog part of the CIU handles only transfer speeds up to 424 kbit/s
internally, the digital part of the CIU handles the higher transfer speeds as
well.
Value Description
000 106 kbit/s
001 212 kbit/s
010 424 kbit/s
011 848 kbit/s
100 1696 kbit/s
101 3392 kbit/s
110 - 111 Reserved
Note: The bit coding for transfer speeds above 424 kbit/s is equivalent to
the bit coding of the active communication mode of the 424 kbit/s of the of
the ISO/IEC18092 / ECMA340.
3 RxNoErr If set to logic 1, a not valid received data stream (less than 4 bits received)
will be ignored. The receiver will remain active.
2 RxMultiple Set to logic 0, the receiver is deactivated after receiving a data frame.
Set to logic 1, it is possible to receive more than one data frame. This bit
is only valid for 212 and 424 kbit/s to handle the Polling command. Having
set this bit, the receive and transceive commands will not end
automatically. In this case the multiple receiving can only be deactivated
by writing the Idle command to the CIU_Command register or clearing this
bit by the 80C51.
If set to logic 1, at the end of a received data stream an error byte is
added to the FIFO. The error byte is a copy of the CIU_Error register.
1 to 0 RxFraming[1:0] Defines the expected framing for data reception.
Value Description
00 ISO/IEC 14443A/MIFARE and Passive Communication
mode 106 kbit/s
01 Active communication mode
10 FeliCa and Passive Communication mode at 212 kbit/s
and 424 kbit/s
11 ISO/IEC 14443B