User guide

CM52 Integrators’ Manual

WI_DEV_CM52_UGD_001-001

Page 25 of 53

This document is the sole and exclusive property of WAVECOM. Not to be distributed or divulged without prior written agreement.

Ce document est la propriété exclusive de WAVECOM. Il ne peut être communiqué ou divulgué à des tiers sans son autorisation préalable

Parameter Min Typical Max Units

Input Voltage 11 13.8 16.6 V

In a Call on Power Level 0 (Power Class I) 0.88 1.3 A

In a Call on Power Level 2 3.5 4.5 mA

AMPS Burst Duration for network update 0.16 S

Stand-by/Idle mode (Rx ON) 0.5 1 uA

Powered Down Current Draw 1 uA

Table 12: VCC_AUX Supply Power Consumption

Note: The typical values observed are made in AMPS call with voice channel set to 358.

2.4.3.3 Power Down Mode (Minimum DC Power Consumption)

In power down mode the Wireless CPU

is placed in a low power consumption state under the

control of host application. In this mode, the unit consumes approximately 1 uA of current as

measured from the VCC_MAIN supply input and 1 uA of current as measured from the VCC_AUX

supply input.

To activate this mode, the Module_PWR_EN_B signal on pin 12 of the system connector is pulled to

a logic level 1, which puts the Wireless CPU

into the low power state. The Wireless CPU

will stay in

the low power state until the Module_PWR_EN_B signal is driven low by an external open collector

transistor in the application circuitry. Turning the external open collector transistor off will cause

the Module_PWR_EN_B signal to float high and turn the Wireless CPU

off. The Module_PWR_EN_B

line is tied to VCC_MAIN through a 100kΩ pull-up resistor so the sink current in the external open

collector transistor is minimal.

Parameter Minimum Nominal Maximum Units

Internal Pull-up Resistance to

VCC_MAIN

90 100 KΩ

Off-Time 1 S

Table 13: Module_Pwr_EN_B Signal Parameters

In the Power Down Mode the radio is inactive and serial communication with the CM52 is

suspended.

2.4.4 VREF Signal Details

The following table defines the current sourcing capabilities and behavior of the VREF signal. This

signal is defined as a logic reference voltage, not a supply voltage to the application. Refer to

Recommend Circuitry for interface circuit implementation suggestions.