Specifications

Wireless CPU

Q24 Series

Technical Specifications

©Confidential Page: 68 / 83

This document is the sole and exclusive property of WAVECOM. Not to be distributed or divulged without

prior written agreement.

WM_PRJ_Q24NG_PTS_001-004

January 16, 2007

Name I/O I/O type Reset state Description

Dealing with

unused pins

GPIO2 or

CT125 / RI1

I/O

CMOS/CMOS 2X

(C1) or CMOS 2X

(C1)

High

impedance

General Purpose

I/O or

Ring Indicator

(UART1)

Not connected

55 +VBATT I Supply - Battery Input Must be used

56 VCC_RTC I/O Supply 2V8

RTC back-up

supply

Not connected

57 +VBATT I Supply - Battery Input Must be used

58 +VBATT I Supply - Battery Input Must be used

59 +VBATT I Supply - Battery Input Must be used

60 +VBATT I Supply - Battery Input Must be used

Figure 14: Wireless CPU

pin position (bottom view)