Specifications

TOP VIEW
(not to scale)
DAP = GND
IOGND RXD_3/PHYAD4 RXD_2/PHYAD3 RXD_1/PHYAD2 RXD_0/PHYAD1 COL/PHYAD0 RX_ER/MDIX_EN CRS/CRS_DV/LED_CFG RX_DV/MII_MODE RX_CLK
PFBIN2
DGND
X1
X2
IOVDD33
MDC
MDIO
RESET_N
LED_LINK/AN0
RD-
RD+
AGND
TD-
TD+
PFBIN1
AGND
AVDD33
PFBOUT
RBIAS
TX_CLK
TX_EN
TXD_0
TXD_1
TXD_2
TXD_3
RESERVED
RESERVED
RESERVED
1
2
3
4
5
6
7
8
9
10
11 12 13 14 15 16 17 18 19 20
30
29
28
27
26
25
24
23
22
21
40 39 38 37 36 35 34 33 32 31
CLK_OUT
IOVDD33
DP83848Q-Q1
www.ti.com SNLS341C –MARCH 2011–REVISED MARCH 2015
3.1 Pin Layout
RTA Package
40-Pin WQFN
See RTA0040A
Copyright © 2011–2015, Texas Instruments Incorporated Pin Configuration and Functions 5
Submit Documentation Feedback
Product Folder Links: DP83848Q-Q1