Specifications

DP83848Q-Q1
www.ti.com SNLS341C –MARCH 2011–REVISED MARCH 2015
Figure 4-8. 100BASE-TX Transmit Timing (t
R/F
and Jitter)
Figure 4-9. 100BASE-TX Receive Packet Latency Timing
Figure 4-10. 100BASE-TX Receive Packet Deassertion Timing
Figure 4-11. 10-Mb/s MII Transmit Timing
Copyright © 2011–2015, Texas Instruments Incorporated Specifications 19
Submit Documentation Feedback
Product Folder Links: DP83848Q-Q1