Specifications

DP83848Q-Q1
SNLS341C –MARCH 2011–REVISED MARCH 2015 www.ti.com
Figure 4-5. 100 Mb/s MII Receive Timing
Figure 4-6. 100BASE-TX MII Transmit Packet Latency Timing
Figure 4-7. 100BASE-TX Transmit Packet Deassertion Timing
18 Specifications Copyright © 2011–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: DP83848Q-Q1