Datasheet

VS-40CPQ0...PbF Series, VS-40CPQ0...-N3 Series
www.vishay.com
Vishay Semiconductors
Revision: 31-Aug-11
2
Document Number: 94208
For technical questions within your region: [e-mail]
, [e-mail], [e-mail]
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
Note
(1)
Pulse width < 300 μs, duty cycle < 2 %
ELECTRICAL SPECIFICATIONS
PARAMETER SYMBOL TEST CONDITIONS VALUES UNITS
Maximum forward voltage drop per leg
See fig. 1
V
FM
(1)
20 A
T
J
= 25 °C
0.49
V
40 A 0.59
20 A
T
J
= 125 °C
0.43
40 A 0.56
Maximum reverse leakage current per leg
See fig. 2
I
RM
(1)
T
J
= 25 °C
V
R
= Rated V
R
4
mA
T
J
= 125 °C 150
Maximum junction capacitance per leg C
T
V
R
= 5 V
DC
(test signal range 100 kHz to 1 MHz) 25 °C 1850 pF
Typical series inductance per leg L
S
Measured lead to lead 5 mm from package body 7.5 nH
Maximum voltage rate of change dV/dt Rated V
R
10 000 V/µs
THERMAL - MECHANICAL SPECIFICATIONS
PARAMETER SYMBOL TEST CONDITIONS VALUES UNITS
Maximum junction and storage
temperature range
T
J
, T
Stg
- 55 to 150 °C
Maximum thermal resistance,
junction to case per leg
R
thJC
DC operation
See fig. 4
1.25
°C/W
Maximum thermal resistance,
junction to case per package
DC operation 0.63
Typical thermal resistance,
case to heatsink
R
thCS
Mounting surface, smooth and greased 0.24
Approximate weight
6g
0.21 oz.
Mounting torque
minimum
Non-lubricated threads
6 (5)
kgf cm
(lbf in)
maximum 12 (10)
Marking device Case style TO-247AC (JEDEC)
40CPQ035
40CPQ040
40CPQ045