Datasheet

VCNL36687S
www.vishay.com
Vishay Semiconductors
Rev. 1.2, 21-Sep-2018
10
Document Number: 84907
For technical questions, contact: [e-mail]
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
Initialization
VCNL36687S includes default values for each register. As long as power is on, it is ready to be controlled by host via I
2
C bus.
TABLE 6 - REGISTER: PS_THDL_L AND PS_THDL_M DESCRIPTION
COMMAND CODE: 0x05_L (0x05 DATA BYTE LOW) AND 0x05_H (0x05 DATA BYTE HIGH)
Command Bit Description
PS_THDL_L 7 : 0 0x00 to 0xFF, PS interrupt low threshold setting_LSB byte
PS_THDL_M 7 : 0 0x00 to 0x0F, PS interrupt low threshold setting_MSB byte
TABLE 7 - REGISTER: PS_THDL_L AND PS_THDL_M DESCRIPTION
COMMAND CODE: 0x06_L (0x06 DATA BYTE LOW) AND 0x06_H (0x06 DATA BYTE HIGH)
Command Bit Description
PS_THDH_L 7 : 0 0x00 to 0xFF, PS interrupt high threshold setting_LSB byte
PS_THDH_M 7 : 0 0x00 to 0x0F, PS interrupt high threshold setting_MSB byte
TABLE 8 - REGISTER: PS_CANC_L AND PS_CANC_M DESCRIPTION
COMMAND CODE: 0x07_L (0x07 DATA BYTE LOW) AND 0x07_H (0x07 DATA BYTE HIGH)
Command Bit Description
PS_CANC_L 7 : 0 0x00 to 0xFF, PS cancellation level setting_LSB byte
PS_CANC_M 7 : 0 0x00 to 0x0F, PS MSB cancellation level setting_MSB byte
TABLE 9 - REGISTER: PS_CONF5 DESCRIPTION
COMMAND CODE: 0x08_L (0x08 DATA BYTE LOW) AND 0x08_H (0x08 DATA BYTE HIGH)
Register Bit Description
Reserved _L 7 : 1 Reserved
POR_S 0 When use PS function, must write “1”
Reserved_M 7 : 0 Reserved
TABLE 10 - READ OUT REGISTER DESCRIPTION
Register Command Code Bit Description
PS_Data_L 0xF2_L (0xF2 data byte low) 7 : 0 0x00 to 0xFF, PS LSB output data
PS_Data_M 0xF2_H (0xF2 data byte high) 7 : 0
3 : 0 PS output code
6 : 4 reserved
7 : “0” Normal output, “1” enter sunlight protection mode
PS_Data_L= 00000000
PS_Data_M= 1000000
Reserved 0xF3_L (0xF3 data byte low) 7 : 0 Default = 0x00
INT_Flag 0xF3_H (0xF3 data byte high)
7
6
5
4
3
2
1
0
Reserved
Reserved
Reserved
PS_SPFLAG, PS entering protection mode
Reserved
Reserved
PS_IF_CLOSE, PS rises above PS_THDH INT trigger event
PS_IF_AWAY, PS drops below PS_THDL INT trigger event
ID_L 0xF4_L (F4H data byte low) 7 : 0
88H for MP version sample
Device ID LSB byte
ID_M 0xF4_H (F4H data byte high)
7 : 6
5 : 4
3 : 0
(0 : 0)
(0 : 0) slave address = 0x60
Version code (0 : 1 : 0 : 1); device ID MSB byte