Product specifications

VT8601A Apollo PLE133
Revision 1.82 October 22, 2001 -62- Graphics Accelerator PCI Bus Master Registers
Technologies, Inc.
Delivering Value
Delivering ValueDelivering Value
Delivering Value
Port 2348 – Graphics AGP Channel 1 FB Start/Pitch ...RW
31-22 Frame Buffer Line Offset (in quadwords)
21-19 Reserved .........................................always reads 0
18-0 Frame Buffer Starting Address
Port 234C – Graphics AGP Channel 1 FB Size ..............RW
31-13 X Direction (in quadwords minus one)
12-10 Reserved .........................................always reads 0
9-0 Y Direction (in pixels minus one)
Port 2350 – Graphics AGP Channel 1 System Start ......RW
31-3 Channel 1 System Memory Start Address
(quadword aligned)
2-1 Reserved .........................................always reads 0
0 Command List Operation Trigger
This bit is the same as bit-19 of register 2368h
(Channel 1 Read Enable). It is used to trigger
command list operation and force bit-17 of register
2368h (Channel 1 Destination Select) to 1 (to select
the GE Command FIFO).
Port 2354 – Graphics AGP Chan 1/2 System Pitch ........RW
31-27 Reserved .........................................always reads 0
26-16 Ch 2 System Memory Line Offset (in quadwords)
15-11 Reserved .........................................always reads 0
10-0 Ch 1 System Memory Line Offset (in quadwords)
Port 2358 – Graphics AGP Channel 2 System Start ......RW
31-3 Channel 2 System Memory Start Address
(quadword aligned)
2-0 Reserved .........................................always reads 0
Port 235C – Graphics AGP Channel 2 FB Start/Pitch ..RW
31-22 Frame Buffer Line Offset (in quadwords)
21-19 Reserved .........................................always reads 0
18-0 Frame Buffer Starting Address
Port 2360 – Graphics AGP Channel 2 FB Size ...............RW
31-27 Reserved .........................................always reads 0
26-16 Ch 2 System Memory Line Offset (in quadwords)
15-11 Reserved .........................................always reads 0
10-0 Ch 1 System Memory Line Offset (in quadwords)
Port 2364 –Channel Arbitration Counter Threshold.....RW
31-28 Reserved ......................................... always reads 0
26-24 Channel 2 System Arbitration Threshold
23-20 Channel 2 System Arbitration Threshold
19-16 Channel 2 System Arbitration Threshold
15-12 Reserved ......................................... always reads 0
11-8 ??
7-0 ??
Port 2368 – Graphics AGP Channel I/O Control...........RW
31-27 Reserved ......................................... always reads 0
26 Reserved (Do not Program).......................must be 0
25 Reserved ......................................... always reads 0
24 Reserved (Do not Program).......................must be 0
23-22 Reserved ......................................... always reads 0
21-20 Reserved (Do not Program).....................must be 01
19 Channel 1 Read Enable
0 Disable ....................................................default
1 Enable
18 Channel 1 Interrupt Enable
0 Disable ....................................................default
1 Enable
17 Channel 1 Destination Select
0 Frame Buffer...........................................default
1 GE Command FIFO
16 Channel 1 Enable
0 Disable ....................................................default
1 Enable
15-1 Reserved ......................................... always reads 0
0 Channel 0 Enable
0 Disable ....................................................default
1 Enable