Product specifications

ProSavageDDR P4M266 – VT8751 P4 DDR SMA North Bridge
Revision 1.1, July 19, 2002 -34- Device 0 Register Descriptions
We Connect
We ConnectWe Connect
We Connect
Technologies, Inc.
Device 0 Offset 61 - Shadow RAM Control 1 (00h)........RW
7-6 CC000h-CFFFFh
00 Read/write disable..................................default
01 Write enable
10 Read enable
11 Read/write enable
5-4 C8000h-CBFFFh
00 Read/write disable..................................default
01 Write enable
10 Read enable
11 Read/write enable
3-2 C4000h-C7FFFh
00 Read/write disable..................................default
01 Write enable
10 Read enable
11 Read/write enable
1-0 C0000h-C3FFFh
00 Read/write disable..................................default
01 Write enable
10 Read enable
11 Read/write enable
Device 0 Offset 62 - Shadow RAM Control 2 (00h)........RW
7-6 DC000h-DFFFFh
00 Read/write disable..................................default
01 Write enable
10 Read enable
11 Read/write enable
5-4 D8000h-DBFFFh
00 Read/write disable..................................default
01 Write enable
10 Read enable
11 Read/write enable
3-2 D4000h-D7FFFh
00 Read/write disable..................................default
01 Write enable
10 Read enable
11 Read/write enable
1-0 D0000h-D3FFFh
00 Read/write disable..................................default
01 Write enable
10 Read enable
11 Read/write enable
Device 0 Offset 63 - Shadow RAM Control 3 (00h) ....... RW
7-6 E0000h-EFFFFh
00 Read/write disable ................................. default
01 Write enable
10 Read enable
11 Read/write enable
5-4 F0000h-FFFFFh
00 Read/write disable ................................. default
01 Write enable
10 Read enable
11 Read/write enable
3-2 Memory Hole
00 None .................................................... default
01 512K-640K
10 15M-16M (1M)
11 14M-16M (2M)
1 A0000 / B0000 SMRAM Direct Access
0 Enable.................................................... default
1Disable
0 A0000 / B0000 DRAM Access
0 Enable.................................................... default
1Disable
SMI Mapping Control
Bits SMM Non-SMM
1-0 Code Data Code Data
00 DRAM DRAM PCI PCI
01 DRAM DRAM DRAM DRAM
10 DRAM PCI PCI PCI
11 DRAM DRAM DRAM DRAM