Product specifications

ProSavageDDR P4M266 – VT8751 P4 DDR SMA North Bridge
Revision 1.1, July 19, 2002 -22- Register Summary Tables
We Connect
We ConnectWe Connect
We Connect
Technologies, Inc.
Device 0 Device-Specific Registers (continued)
Offset
GART/TLB Control Default Acc
83-80 GART/TLB Control 0000 0000 RW
84 Graphics Aperture Size 00 RW
85 Write Policy 00 RW
86-87 -reserved- 00 —
8B-88 Gr. Aperture TLB Base Register Base 0000 0000 RW
8C-9F -reserved- 00 —
Offset AGP Control Default Acc
A0 AGP ID
02 RO
A1 AGP Next Item Pointer
C0 RO
A2 AGP Specification Revision
20 RO
A3 -reserved- 00 —
A7-A4 AGP Status
1F00 0207 RO
AB-A8 AGP Command 0000 0000 RW
AC AGP Control 00 RW
AD AGP Miscelleneous Control
02
RW
AE AGP Miscellaneous Control 00 RW
AF -reserved- 00 —
B0 AGP Compensation Control / Status
8x
RW
B1 AGP Output Drive Strength
63
RW
B2 AGP Pad Drive & Delay Control
08
RW
B3 AGP Strobe Drive Strength
63
RW
Offset V-Link Control Default Acc
B4 V-Link NB Compensation Control 00 RW
B5 V-Link NB Drive Control 00 RW
B6-B7 -reserved- 00 —
B8 V-Link SB Compensation Control 00 RW
B9 V-Link SB Drive Control 00 RW
BA-BD
-reserved- 00 —
Offset DRAM Interface Control Default Acc
BE MECC Drive Strength 00 RW
BF MA / SCMD Pad Toggle Reduction 00 RW
Offset Power Mgt. &Misc. Control Default Acc
C0 Power Management Capability
01 RO
C1 Power Management Next Pointer 00
RO
C2 Power Management Capabilities I 02
RO
C3 Power Management Capabilities II 00
RO
C4 Power Management Control/Status 00 RW
C5 Power Management Status 00
RO
C6 PCI-to-PCI Bridge Support Extension 00
RO
C7 Power Management Data 00
RO
C8-CF -reserved- 00 —
Device 0 Device-Specific Registers (continued)
Offset
ECC Error Control Default Acc
D3-D0 ECC Error Address xx
RO
D4 ECC Error Syndrome Bit xx
RO
D5-D7 -reserved- 00 —
Offset AGTL+ I/O Control Default Acc
D8 Host Address (2x) Pullup Drive 00 RW
D9 Host Address (2x) Pulldown Drive 00 RW
DA Host Data (4x) Pullup Drive 00 RW
DB Host Data (4x) Pulldown Drive 00 RW
DC AGTL+ Output Delay / Stagger Ctrl 00 RW
DD AGTL+ I/O Control 00 RW
DE AGTL+ Compensation Status 00 RW
DF AGTL+ AutoCompensation Offset 00 RW
Offset Frame Buffer & High Memory Ctrl Default Acc
E0 CPU Direct Access FB Base 00 RW
E1 CPU Direct Access FB Size 00 RW
E2 VGA Arbitration Timer 1 00 RW
E3 SMA Control 00 RW
E4 Low Top Address Low 00 RW
E5 Low Top Address High
FF
RW
E6 SMM / APIC Decoding
01
RW
E7 -reserved- 00 —
E8 VGA Arbitration Timer 2 00 RW
E9-EF -reserved- 00 —
Offset Test, BIOS Scratch, Miscellaneous Default Acc
F0-F2 Reserved (Do Not Program) 00 RW
F3-F4 BIOS Scratch Registers 00 RW
F5-FF Reserved (Do Not Program) 00 RW