Owner`s manual

4–15 Backup Cache Status Register (BCSTS) . . . ............. 4–13
4–16 Backup Cache Control Register (BCCTL). . . ............. 4–13
4–17 Backup Cache Error Address Register (BCERA) .......... 4–14
4–18 Backup Cache Tag Store Register (BCBTS) . ............. 4–14
4–19 Backup Cache Deallocate Tag Register (BCDET) .......... 4–14
4–20 Backup Cache Error Tag Register (BCERT) . ............. 4–15
4–21 Vector Interface Error Status Register (VINTSR) ......... 4–15
4–22 Primary Cache Tag Array Register (PCTAG) ............. 4–16
4–23 Primary Cache Index Register (PCIDX) ................. 4–16
4–24 Primary Cache Error Address Register (PCERR).......... 4–16
4–25 Primary Cache Status Register (PCSTS) . . . ............. 4–17
4–26 Control Register 0 (CREG0) .......................... 4–19
4–27 Control Register 1 (CREG1) .......................... 4–20
4–28 Control Register Write Enable (CREGWE) . ............. 4–20
4–29 MSSC Base Address Register (SSCBAR) . . . ............. 4–20
4–30 MSSC Configuration Register (SSCCNR) . . . ............. 4–21
4–31 MSSC Bus Timeout Control Register (SSCBTR) .......... 4–21
4–32 MSSC Output Port Register (OPORT) .................. 4–22
4–33 MSSC Input Port Register (IPORT) .................... 4–22
4–34 Control Register Base Address Register (CRBADR) . . . ..... 4–22
4–35 Control Register Address Decode Mask Register (CRADMR) . 4–23
4–36 EEPROM Base Address Register (EEBADR) ............. 4–23
4–37 EEPROM Address Decode Mask Register (EEADMR) . ..... 4–23
4–38 Timer Control Register 0 (TCR0) ...................... 4–24
4–39 Timer Interval Register 0 (TIR0) ...................... 4–24
4–40 Timer Next Interval Register (TNIR0) .................. 4–24
4–41 Timer Interrupt Vector Register (TIVR0) . . . ............. 4–25
4–42 Timer Control Register 1 (TCR1) ...................... 4–25
4–43 Timer Interval Register (TIR1) . ...................... 4–25
4–44 Timer Next Interval Register 1 (TNIR1) . . . ............. 4–26
4–45 Timer Interrupt Vector Register 1 (TIVR1) . ............. 4–26
4–46 MSSC Interval Counter Register (SSCICR) . ............. 4–26
4–47 DAL Diagnostic Register (DCSR) ...................... 4–27
4–48 Failing DAL Register 0 (FDAL0) ...................... 4–27
4–49 Failing DAL Register 1 (FDAL1) ...................... 4–27
4–50 Failing DAL Register 2 (FDAL2) ...................... 4–28
v