User`s guide

DWMBB Adapter
3.11 DWMBB Adapter Registers
Two sets of registers are used by the DWMBB: DWMBB registers
(residing on both modules of the DWMBB) and VAXBI registers
(residing in the BIIC). The DWMBB registers include the XMI
required registers and the DWMBB-specific registers.
All I/O address space references to XMI or internal DWMBB registers are
stated as BB + nn, where BB is the nodespace starting address, and is
computed by the equation:
For 32-bit address:
BB = E180 0000 + (8 0000 * XMI Node ID)
For 30-bit address:
BB = 2180 0000 + (8 0000 * XMI Node ID)
All VAXBI I/O window space references are stated as bb + nn, where bb is
the nodespace starting address on the VAXBI, which is computed by the
equation:
For 32-bit address:
bb = E000 0000 + (200 000 * XMI Node ID) + (2000 * VAXBI Node ID)
For 30-bit address:
bb = 2000 0000 + (200 000 * XMI Node ID) + (2000 * VAXBI Node ID)
All DWMBB registers ignore masking information on writes. Masked
writes are treated as longword writes. All DWMBB registers also ignore
masking information on Read Lock and Write Unlock transactions. No
logical locking mechanism is set, and these transactions complete as if
they were generic XMI reads and writes.
All I/O address space references to XMI or DWMBB registers are stated as
BB + nn, where BB is the nodespace starting address, which is computed
by the equation:
For 32-bit address:
BB = E180 0000 + (8 0000 * XMI Node ID)
For 30-bit address:
BB = 2180 0000 + (8 0000 * XMI Node ID)
3–39