TECHNICAL REFERENCE
S Registers
Note: To change a setting use ATSr=n, where r is the register and n is a decimal value from 0 − 255 (unless otherwise indicated).
Register Default Function
8-15
Note: To disable V.42 detect phase, select sum of bits 3 and 7 (in other words S15 = 136 [8 + 128])
