Datasheet

TMC8462 Datasheet • Document Revision V1.5 • 2019-June-21

77 / 204

6.4.10 SII EEPROM Interface

Address Length

(Byte)

Description

SII EEPROM Interface

0x0500 1 EEPROM Conﬁguration

0x0501 1 EEPROM PDI Access State

0x0502:0x0503 2 EEPROM Control/Status

0x0504:0x0507 4 EEPROM Address

0x0508:0x050F 4/8 EEPROM Data

Table 56: SII EEPROM Interface Register Overview

6.4.10.1 EEPROM Conﬁguration (0x0500)

Bit Description ECAT PDI Reset Value

0 EEPROM control is oﬀered to PDI:

0: no

1: yes (PDI has EEPROM control)

r/w r/-

1 Force ECAT access:

0: Do not change Bit 0x0501.0

1: Reset Bit 0x0501.0 to 0

r/w r/-

7:2 Reserved, write 0 r/w r/-

Table 57: Register 0x0500 (PROM Conﬁg)

6.4.10.2 EEPROM PDI Access State (0x0501)

Bit Description ECAT PDI Reset Value

0 Access to EEPROM:

0: PDI releases EEPROM access

1: PDI takes EEPROM access (PDI has EEPROM

control)

r/- r/(w)

7:1 Reserved, write 0 r/- r/-

Table 58: Register 0x0501 (PROM PDI Access)

Note

r/(w): write access is only possible if 0x0500.0=1 and 0x0500.1=0.

Terms of delivery and rights to technical change reserved.

Download newest version at www.trinamic.com