Datasheet

TMC8462 Datasheet Document Revision V1.5 2019-June-21
72 / 204
6.4.8.4 PDI Error Counter (0x030D)
Bit Description ECAT PDI Reset Value
7:0
PDI Error counter (counting is stopped when
0xFF
is reached). Counts if a PDI access has an
interface error.
r/
w(clr)
r/-
Table 47: Register 0x030D (PDI Err Cnt)
Note
Error Counter
0x030D
and Error Code
0x030E
are cleared if error counter
0x030D
is written. Write value is ignored (write 0).
6.4.8.5 PDI Error Code (0x030E)
Bit Description ECAT PDI Reset Value
SPI access which caused last PDI Error.
Cleared if register 0x030D is written.
r/- r/-
2:0
Number of SPI clock cycles of whole access
(modulo 8)
r/- r/-
3 Busy violation during read access r/- r/-
4 Read termination missing r/- r/-
5 Access continued after read termination byte r/- r/-
7:6 SPI command CMD[2:1] r/- r/-
Table 48: Register 0x030E (PDI Err Code)
Note
Error Counter
0x030D
and Error Code
0x030E
are cleared if error counter
0x030D
is written. Write value is ignored (write 0).
©2019 TRINAMIC Motion Control GmbH & Co. KG, Hamburg, Germany
Terms of delivery and rights to technical change reserved.
Download newest version at www.trinamic.com