Datasheet

TMC8462 Datasheet • Document Revision V1.5 • 2019-June-21

54 / 204

6.4.3 Write Protection

6.4.3.1 Write Register Enable (0x0020)

Bit Description ECAT PDI Reset Value

If write register protection is enabled, this reg-

ister has to be written in the same Ethernet

frame (value does not care) before other writes

to this station are allowed. Write protection

is still active after this frame (if Write Register

Protection register is not changed).

r/w r/-

7:1 Reserved, wirte 0 r/- r/-

Table 19: Register 0x0020 (Write Register Enable)

6.4.3.2 Write Register Protection (0x0021)

Bit Description ECAT PDI Reset Value

0 Write register protection:

0: Protection disabled

1: Protection enabled

Registers

0x0000-0x0137

0x013A-0x0F0F

are

write protected, except for 0x0030

r/w r/-

7:1 Reserved, write 0 r/- r/-

Table 20: Register 0x0021 (Write Register Prot.)

6.4.3.3 ESC Write Enable (0x0030)

Bit Description ECAT PDI Reset Value

If ESC write protection is enabled, this register

has to be written in the same Ethernet frame

(value does not care) before other writes to this

station are allowed. ESC write protection is still

active after this frame (if ESC Write Protection

r/w r/-

7:1 Reserved, write 0 r/- r/-

Table 21: Register 0x0030 (ESC Write Enable)

Terms of delivery and rights to technical change reserved.

Download newest version at www.trinamic.com