Datasheet

ManualsBrandsTrinamic ManualsDevelopment Boards & KitsStepper Driver Evaluation Board ... SPI/STEP / DIR

TMC8460-BI Datasheet (V100 / 2016-Sep-01)

1 Abbreviations

BOOT Special boot state of the EtherCAT state machine

CS Chip Select (SPI bus signal)

ECAT EtherCAT (or sometimes used for EtherCAT Master Interface)

EEPROM Electrically Erasable Programmable Read Only Memory. Non-volatile memory used to

store EtherCAT Slave Information (ESI). Connected to the SII

ENI EtherCAT Network Information file, holds information on the complete EtherCAT bus

structure and its connected slaves

EoF End of Frame

ESC EtherCAT Slave Controller

ESI EtherCAT Slave Information, stored in SII EEPROM, holds slave specific configuration

information

ETG EtherCAT Technology Group, www.ethercat.org

EtherCAT Ethernet in Control and Automation Technology

FCS Frame Check Sequence

FMMU Fieldbus Memory Management Unit

GPI General Purpose Input(s)

GPO General Purpose Output(s)

I2C Inter-Integrated Circuit, serial bus used for SII EEPROM connection

INIT Initial state of the EtherCAT state machine

IRQ Interrupt Request

MAC Media Access Control layer

MCU Microcontroller Unit

MFCIO Multi Function and Control Input Output

MI (PHY) Management Interface

MII Media Independent Interface: Standardized interface between the Ethernet MAC and PHY

OP Operational state of the EtherCAT state machine

PDI Process Data Interface or Physical Device Interface: an interface that allows

access to ESC from the process side

PDO Process Data Object

PHY Physical layer device that converts data from the Ethernet controller to electric

or optical signals

PREOP Pre-operational state of the EtherCAT state machine

PWM Pulse Width Modulation

RAM Random Access Memory. ESC have User RAM and Process Data RAM

RX Receive path

SAFEOP Safe operational state of the EtherCAT state machine

SII EtherCAT Slave Information Interface

SM SyncManager

SoF Start of Frame

SPI Serial Peripheral Interface

TX Transmit path

µC

XML Extensible Markup Language: Standardized definition language that can be interpreted by

nearly all parsers.

S/D Step and Direction interface

PDRAM Process Data RAM of the ESC

MBx Memory Block x

IEC International Electrotechnical Commission

ESM EtherCAT State Machine