Datasheet

TMC4361A Datasheet | Document Revision 1.22 • 2017-JAN-12
181/230
© 2015 TRINAMIC Motion Control GmbH & Co. KG, Hamburg, Germany — Terms of delivery and rights
to technical change reserved. Download newest version at: www.trinamic.com .
Read entire documentation; especially the “Supplemental Directives” on page 224.
 MAIN MANUAL 
Start Switch Configuration Register START_CONF 0x02
START_CONF 0x02 (Default value: 0x00000000)
R/W
Bit
Val
Remarks
RW
4:0
start_en
xxxx1
Alteration of XTARGET value requires distinct start signal.
xxx1x
Alteration of VMAX value requires distinct start signal.
xx1xx
Alteration of RAMPMODE value requires distinct start signal.
x1xxx
Alteration of GEAR_RATIO value requires distinct start signal.
1xxxx
Shadow Register Feature Set is enabled.
8:5
trigger_events
0000
Timing feature set is disabled because start signal generation is disabled.
xxx0
START pin is assigned as output.
xxx1
External start signal is enabled as timer trigger. START pin is assigned as input.
xx1x
TARGET_REACHED event is assigned as start signal trigger.
x1xx
VELOCITY_REACHED event is assigned as start signal trigger.
1xxx
POSCOMP_REACHED event is assigned as start signal trigger.
9
pol_start_signal
0
START pin is low active (input resp. output).
1
START pin is high active (input resp. output).
10
immediate_start_in
0
Active START input signal starts internal start timer.
1
Active START input signal is executed immediately.
11
busy_state_en
0
START pin is only assigned as input or output.
1
Busy start state is enabled. START pin is assigned as input with a weakly driven
active start polarity or as output with a strongly driven inactive start polarity.
15:12
pipeline_en
0000
No pipelining is active.
xxx1
X_TARGET is considered for pipelining.
xx1x
POS_COMP is considered for pipelining.
x1xx
GEAR_RATIO is considered for pipelining.
1xxx
GENERAL_CONF is considered for pipelining.
17:16
shadow_option
0
Single-level shadow registers for 13 relevant ramp parameters.
1
Double-stage shadow registers for S-shaped ramps.
2
Double-stage shadow registers for trapezoidal ramps (excl. VSTOP ).
3
Double-stage shadow registers for trapezoidal ramps (excl. VSTART ).
Continued on next page.