Manualshelf

Datasheet

ManualsBrandsTRINAMIC ManualsPMICsPMIC - motor controllers Half-bridge (4) I²C SOIC 20
21222324252627282930
28 TMC222 DATASHEET (V. 1.11 / Novermber 25, 2009)
Copyright © 2004-2009 TRINAMIC Motion Control GmbH & Co. KG
6.6 Timing characteristics of the serial interface
SDA
SCL
t
f
START
t
HD;STA
t
LOW
t
r
t
HIGH
t
f
t
HD;DAT
t
SU;DAT
t
HD;STA
t
SU;STA
t
r
t
BUF
t
SU;STO
STARTSTOPSTART
Figure 21: Definition of Timing
Parameter
Symbol
SCL Clk frequency <= 100KHz
SCL Clk frequency <= 350KHz
Unit
Min.
Max.
Min.
Max.
Low level input voltage:
Fixed input levels
V
IL
-0.5
(1)
1.5
-0.5
(1)
0.3V
DD
V
High level input voltage:
Fixed input levels
V
IH
3.0
(2)
0.7V
DD
(2)
V
Pulse width of spikes which must be
suppressed by the input filter
t
SP
n/a
n/a
50
50
ns
Capacitance for each I/O pin
C
i
-
10
-
10
pF
Table 13: Two Wire Serial Interface - Characteristics of the SDA and SCL I/O Stages
Notes
(1): If Input voltage = < -0.3 Volts, then 20…100 Ohms resistor must be added in series
(2): Maximum V
IH
= V
DDmax
+ 0.5 Volt
n/a: not applicable
Parameter
Symbol
SCL Clk frequency <= 100KHz
SCL Clk frequency <= 350KHz
Unit
Min.
Max.
Min.
Max.
SCL clock frequency
f
SCL
0
100
0
350
KHz
Hold time (repeated) START
condition. After this period, the
first clock pulse is generated.
t
HD;STA
4.0
-
0.6
-
µs
LOW period of the SCL clock
t
LOW
4.7
-
1.3
-
µs
HIGH period of the SCL clock
t
HIGH
4.0
-
0.6
-
µs
Set-up time for a repeated START
condition
t
SU;STA
4.7
-
0.6
-
µs
Data set-up time
t
SU;DAT
250
-
100
-
ns
Rise time of both SDA and SCL
signals
t
r
-
1000
20+0.1C
b
(1)
300
ns
Fall time of both SDA and SCL
signals
t
f
-
300
20+0.1C
b
(1)
300
ns
Set-up time for STOP condition
t
SU;STO
4.0
-
0.6
-
µs
Bus free time between a STOP
and START condition
t
BUF
4.7
-
1.3
-
µs
Capacitive load for each bus line
C
b
0
400
-
400
pF
Noise margin at the LOW level for
each connected device (including
hysteresis)
V
nL
0.1V
DD
-
0.1V
DD
-
V
Noise margin at the HIGH level for
each connected device (including
hysteresis)
V
nH
0.2V
DD
-
0.2V
DD
-
V
Table 14: Two Wire Serial Interface - Characteristics of the SDA and SCL bus lines
Notes
(1): C
b
= total capacitance of one bus line in pF.