Datasheet

J
J
J
M
M
M
1
1
1
G
G
G
D
D
D
D
D
D
R
R
R
2
2
2
-
-
-
6
6
6
K
K
K
240PIN DDR2 667 Unbuffered DIMM
1GB Kit With 64Mx8 CL5
Transcend Information Inc.
1
Description Placement
The JM1GDDR2-6K consists of 2pcs 512MB DDR2
SDRAM module. The 512MB module is a 64M x 64bits
DDR2-667 Unbuffered DIMM. The 512MB module
consists of 8 pcs 64Mx8bits DDR2 SDRAMs in 60 ball
FBGA packages and a 2048 bits serial EEPROM on a
240-pin printed circuit board. The 512MB module is a
Dual In-Line Memory Module and is intended for
mounting into 240-pin edge connector sockets.
K M
A
C
H
J
I
F
B
DE
G
L
Synchronous design allows precise cycle control with the
use of system clock. Data I/O transactions are possible
on both edges of DQS. Range of operation frequencies,
programmable latencies allow the same device to be
useful for a variety of high bandwidth, high performance
memory system applications.
Features
RoHS compliant products.
JEDEC standard 1.8V ± 0.1V Power supply
VDDQ=1.8V ± 0.1V
Max clock Freq: 333MHZ; 667Mb/S/Pin.
Posted CAS
Programmable CAS Latency: 3, 4, 5
Programmable Additive Latency :0, 1, 2, 3 and 4
Write Latency (WL) = Read Latency (RL)-1
Burst Length: 4,8(Interleave/nibble sequential)
Programmable sequential / Interleave Burst Mode
PCB: 09-2960
Bi-directional Differential Data-Strobe (Single-ended
data-strobe is an optional feature)
Off-Chip Driver (OCD) Impedance Adjustment
MRS cycle with address key programs.
On Die Termination
Refresh: Auto Refresh and Self Refresh
Average Refresh Period:
85°C
7.8us at lower then T
CASE
Serial presence detect with EEPROM

Summary of content (3 pages)