Users Manual
Table Of Contents
- 1 Physical Description
- Interfaces Description
- Interfaces Parameter Definitions
- Interfaces Detail Description
- Power Supply Interface
- Touchscreen Interface
- Display Interface
- Camera Interfaces
- Audio Interface
- USB & DisplayPort Interface
- PCIe Interface
- SSC Interface
- SDIO Interface
- QUP Interface
- Power on Interface
- Reset Interface
- Keys Interface
- Sensor Interrupt Interface
- Debug UART Interface
- Battery Interface
- ADCs Interface
- PWMs and LED Current Driver Interface
- Antenna Interface
- Connector PIN Summary
- Electrical Characteristics
Thundercomm TurboX C865 System on Module
Copyright © 2018 All Rights Reserved, Thundercomm Technology Co., Ltd.
19
2.2.9 SDIO Interface
The SOM support dual 4-laneSDIO, SDC2 connect to SD-card.
The SDIO is high-speed signal group. It should protect other sensitive signals/circuits from SD corruption,
and protect SD signals from noisy signals (clock, RF and so on).
The clock can be up to 200 MHz.
The signals routing should be 50ohm ±10% impedance control.
CLK to DATA/CMD length matching less than 1mm.
The spacing to all other signals should 2X line width
Maximum bus capacitance less than 1.0pF.
Each trace needs to be next to a ground plane.
SDIO (SDC2) Interface
PIN Name Location
PIN
Voltage Type Description
Notes
SDC2_CLK_CONN CON1 B13
P2
DO
SD card signals;
SD_UFS_CARD_DET_
N need pull up to P3
SDC2_CMD CON1 A13
P2
IO
SDC2_DATA_3 CON1 B11
P2
IO
SDC2_DATA_2 CON1 A11
P2
IO
SDC2_DATA_1 CON1 C12
P2
IO
SDC2_DATA_0 CON1 B12
P2
IO
SD_UFS_CARD_DET_N CON1 G34
P3
DI
SDIO (SDC4) Interface
PIN Name Location
PIN
Voltage
Type Description
Notes
SDC4_DATA0 CON1 A39
P3
IO
SDIO Signals
Compliant with SDIO
standard specification.
GPIO76
SDC4_DATA1 CON1 A38 P3 IO GPIO75
SDC4_DATA2 CON1 A4 P3 IO GPIO74
SDC4_DATA3 CON1 E45 P3 IO GPIO72
SDC4_CLK CON1 D44 P3 DO GPIO73
SDC4_CMD CON1 E44 P3 IO GPIO71
Table 2.2-8 SDIO interface definition
2.2.10 QUP Interface
These GPIOs are available as Qualcomm universal peripheral (QUP) interface ports that can be configured for
UART, SPI, I2C or I3C operation.
I2C is a two-wire bus that can be routed to multiple devices; each line of each bus need to supplement by a
2.2kΩ pull-up resistor