Datasheet

XIO2213B

SCPS210F –OCTOBER 2008–REVISED MAY 2013

www.ti.com

BIT NUMBER 7 6 5 4 3 2 1 0

RESET STATE 0 0 0 0 0 0 0 0

4.58 Serial-Bus Slave Address Register

The serial-bus slave address register indicates the slave address of the device being targeted by the

serial-bus cycle. This register also indicates if the cycle is a read or a write cycle. Writing to this register

initiates the cycle on the serial interface. See Table 4-32 for a complete description of the register

contents.

PCI register offset: B2h

Default value: 00h

BIT NUMBER 7 6 5 4 3 2 1 0

RESET STATE 0 0 0 0 0 0 0 0

Table 4-32. Serial-Bus Slave Address Register Descriptions

BIT FIELD NAME ACCESS DESCRIPTION

7:1

(1)

SLAVE_ADDR RW Serial-bus slave address. This 7-bit field is the slave address for a serial-bus read or write

transaction. The default value for this field is 000 0000b.

(1)

RW_CMD RW Read/write command. This bit determines if the serial-bus cycle is a read or a write cycle.

0 = A single byte write is requested (default).

1 = A single byte read is requested.

(1) These bits shall only be reset by a fundamental reset (FRST). FRST is asserted (low) whenever PERST or GRST is asserted.

Submit Documentation Feedback

Product Folder Links: XIO2213B