Datasheet

VDD_15and
VDDA_15
VDD_33and
VDDA_33
REFCLK
PERST
XIO2213B
www.ti.com SCPS210F –OCTOBER 2008–REVISED MAY 2013
3.1.2 Power-Down Sequence
1. Assert PERST to the device.
2. Remove the reference clock.
3. Remove 3.3-V and 1.5-V voltages.
See the power-down sequencing diagram in Figure 3-3. If the VDD_33_AUX terminal is to remain
powered after a system shutdown, the bridge power-down sequence is the same as shown in Figure 3-3.
Figure 3-3. Power-Down Sequence
Copyright © 2008–2013, Texas Instruments Incorporated Feature/Protocol Descriptions 33
Submit Documentation Feedback
Product Folder Links: XIO2213B