Datasheet

XIO2213B
www.ti.com SCPS210F –OCTOBER 2008–REVISED MAY 2013
5.11 Secondary Uncorrectable Error Mask Register
The secondary uncorrectable error mask register controls the reporting of individual errors as they occur.
When a mask bit is set to 1b, the corresponding error status bit is not set, PCIe error messages are
blocked, the header log is not loaded, and the first error pointer is not updated. See Table 5-9 for a
complete description of the register contents.
PCIe extended register offset: 130h
Register type: Read only, Read/Write
Default value: 0000 17A8h
BIT NUMBER 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
RESET STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
BIT NUMBER 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
RESET STATE 0 0 0 1 0 1 1 1 1 0 1 0 1 0 0 0
Table 5-9. Secondary Uncorrectable Error Mask Register Description
BIT FIELD NAME ACCESS DESCRIPTION
31:14 RSVD R Reserved. Returns 00 0000 0000 0000 0000b when read.
13
(1)
BRIDGE_ERROR_MASK RW Internal bridge error. This mask bit is associated with a PCI-X error and has no effect
on the bridge.
12
(1)
SERR_DETECT_MASK RW SERR assertion detected
0 = Error condition is unmasked.
1 = Error condition is masked (default).
11
(1)
PERR_DETECT_MASK RW PERR assertion detectedi
0 = Error condition is unmasked.
1 = Error condition is masked (default).
10
(1)
DISCARD_TIMER_MASK RW Delayed transaction discard timer expired
0 = Error condition is unmasked.
1 = Error condition is masked (default).
9
(1)
UNCOR_ADDR_MASK RW Uncorrectable address error
0 = Error condition is unmasked.
1 = Error condition is masked (default).
8
(1)
ATTR_ERROR_MASK RW Uncorrectable attribute error. This mask bit is associated with a PCI-X error and has
no effect on the bridge.
7
(1)
UNCOR_DATA_MASK RW Uncorrectable data error
0 = Error condition is unmasked.
1 = Error condition is masked (default).
6
(1)
SC_MSG_DATA_MASK RW Uncorrectable split completion message data error. This mask bit is associated with a
PCI-X error and has no effect on the bridge.
5
(1)
SC_ERROR_MASK RW Unexpected split completion error. This mask bit is associated with a PCI-X error and
has no effect on the bridge.
4 RSVD R Reserved. Returns 0b when read.
3
(1)
MASTER_ABORT_MASK RW Received master abort
0 = Error condition is unmasked.
1 = Error condition is masked (default).
2
(1)
TARGET_ABORT_MASK RW Received target abort
0 = Error condition is unmasked.
1 = Error condition is masked (default).
1
(1)
SC_MSTR_ABORT_MASK RW Master abort on split completion. This mask bit is associated with a PCI-X error and
has no effect on the bridge.
0 RSVD R Reserved. Returns 0b when read.
(1) These bits shall only be reset by a fundamental reset (FRST). FRST is asserted (low) whenever PERST or GRST is asserted.
Copyright © 2008–2013, Texas Instruments Incorporated PCIe Extended Configuration Space 105
Submit Documentation Feedback
Product Folder Links: XIO2213B