Datasheet

XIO2213B
SCPS210F –OCTOBER 2008–REVISED MAY 2013 www.ti.com
7-17 PCI Miscellaneous Configuration Register ................................................................................. 127
7-18 Link Enhancement Control Register Description .......................................................................... 129
7-19 Subsystem Access Register Description ................................................................................... 130
8-1 OHCI Register Map............................................................................................................. 131
8-2 OHCI Version Register Description .......................................................................................... 134
8-3 GUID ROM Register Description ............................................................................................ 135
8-4 Asynchronous Transmit Retries Register Description ..................................................................... 136
8-5 CSR Control Register Description ........................................................................................... 137
8-6 Configuration ROM Header Register Description .......................................................................... 138
8-7 Bus Options Register Description ............................................................................................ 139
8-8 Configuration ROM Mapping Register Description ........................................................................ 141
8-9 Posted Write Address Low Register Description .......................................................................... 141
8-10 Posted Write Address High Register Description .......................................................................... 142
8-11 Host Controller Control Register Description ............................................................................... 144
8-12 Self-ID Count Register Description .......................................................................................... 145
8-13 Isochronous Receive Channel Mask High Register Description ......................................................... 146
8-14 Isochronous Receive Channel Mask Low Register Description ......................................................... 148
8-15 Interrupt Event Register Description ......................................................................................... 149
8-16 Interrupt Mask Register Description ......................................................................................... 150
8-17 Isochronous Transmit Interrupt Event Register Description .............................................................. 152
8-18 Isochronous Receive Interrupt Event Register Description ............................................................... 153
8-19 Initial Bandwidth Available Register Description ........................................................................... 154
8-20 Initial Channels Available High Register Description ...................................................................... 155
8-21 Initial Channels Available Low Register Description ...................................................................... 155
8-22 Fairness Control Registre Description ...................................................................................... 156
8-23 Link Control Register Description ............................................................................................ 157
8-24 Node Identification Register Description .................................................................................... 158
8-25 PHY Control Register Description ........................................................................................... 159
8-26 Isochronous Cycle Timer Register Description ............................................................................ 160
8-27 Asynchronous Request Filter High Register Description ................................................................. 161
8-28 Asynchronous Request Filter Low Register Description .................................................................. 163
8-29 Physical Request Filter High Register Description ........................................................................ 164
8-30 Physical Request Filter Low Register Description ......................................................................... 166
8-31 Asynchronous Context Control Register Description ...................................................................... 167
8-32 Asynchronous Context Command Pointer Register Description ......................................................... 168
8-33 Isochronous Transmit Context Control Register Description ............................................................. 169
8-34 Isochronous Receive Context Control Register Description ............................................................. 171
8-35 Isochronous Receive Context Match Register Description ............................................................... 172
9-1 TI Extension Register Map .................................................................................................... 174
9-2 Isochronous Receive Digital Video Enhancement Registers Description .............................................. 175
9-3 Link Enhancement Control Registers Description ......................................................................... 176
9-4 Timestamp Offset Registers Description .................................................................................... 178
10-1 Base Register Description .................................................................................................... 181
10-2 Base Register Field Description .............................................................................................. 181
10-3 Page 0 (Port Status) Register Description .................................................................................. 183
10-4 Page 0 (Port Status) Register Field Description ........................................................................... 184
10-5 Page 1 (Vendor ID) Register Configuration ................................................................................ 185
10-6 Page 1 (Vendor ID) Register Field Descriptions ........................................................................... 186
10 List of Tables Copyright © 2008–2013, Texas Instruments Incorporated