Datasheet

XIO2001
www.ti.com
SCPS212G MAY 2009REVISED DECEMBER 2012
Table 3-6. Type 0 Configuration Transaction
IDSEL Mapping
DEVICE
AD[31:16]
NUMBER
00000 0000 0000 0000 0001
00001 0000 0000 0000 0010
00010 0000 0000 0000 0100
00011 0000 0000 0000 1000
00100 0000 0000 0001 0000
00101 0000 0000 0010 0000
00110 0000 0000 0100 0000
00111 0000 0000 1000 0000
01000 0000 0001 0000 0000
01001 0000 0010 0000 0000
01010 0000 0100 0000 0000
01011 0000 1000 0000 0000
01100 0001 0000 0000 0000
01101 0010 0000 0000 0000
01110 0100 0000 0000 0000
01111 1000 0000 0000 0000
1xxxx 0000 0000 0000 0000
Type 1 configuration registers transactions that target a downstream bus other then the secondary bus are
output on the PCI bus as type 1 PCI configuration transactions. Figure 3-6 shows the address phase of a
type 1 configuration transaction on the PCI bus as defined by the PCI specification.
Figure 3-6. Type 1 Configuration Transaction Address Phase Encoding
Copyright © 2009–2012, Texas Instruments Incorporated Feature/Protocol Descriptions 31
Submit Documentation Feedback
Product Folder Links: XIO2001