Datasheet
t
CKP
t
CKH
t
CKL
t
DS
t
DH
t
XS
t
XH
SDATA
MSB
D5
LSB
A0
2Bytes
SCLK
SLOAD
t
CKHX
A1 A2
D4
Not Recommended for New Designs
VSP2582
www.ti.com
SBES002B –JUNE 2008–REVISED JUNE 2011
Figure 3. Serial Interface Timing Specification
SYMBOL PARAMETER MIN TYP MAX UNIT
t
CKP
Clock period 50 ns
t
CHH
Clock high pulse width 25 ns
t
CHL
Clock low pulse width 25 ns
t
DS
Data setup time 15 ns
t
DH
Data hold time 15 ns
t
XS
SLOAD to SCLK setup time 20 ns
t
XH
SCLK to SLOAD hold time 20 ns
t
CKHX
SCLK hold time of final SCLK 0 ns
Copyright © 2008–2011, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Links: VSP2582