Datasheet

t
INHIBIT1
NotethatinconditionofOD(Outputdelay)=00
t
INHIBIT1
SHP
t
INHIBIT1
t
INHIBIT1
ADCCK
(rise)
ADCCK
27.77ns
9ns
13ns
t
INHIBIT1
t
INHIBIT2
t
INHIBIT2
SHP
t
INHIBIT2
t
INHIBIT2
ADCCK
(rise)
ADCCK
27.77ns
8ns
0ns
t
INHIBIT2
Not Recommended for New Designs
VSP2582
SBES002B –JUNE 2008–REVISED JUNE 2011 www.ti.com
Figure 2. TG High-Speed Pulse Specifications (Detail of inhibit area)
8 Submit Documentation Feedback Copyright © 2008–2011, Texas Instruments Incorporated
Product Folder Links: VSP2582