Datasheet

PRODUCTPREVIEW
Decoder
DPGA andOutputRegister
Clamp
CurrentDAC
Buffer
16-Bit ADCCDS
8-BitDAC1
InternalReference
Digital
Output
SHP/SHD
ADCCK
CLPDM
GainSetting
Internal TimingCircuit
SerialInterfaceandRegister
RESET
PBLK
CLPOB
CLPDM
SHD
SHP
ADCCK
R
LOAD
S
LOAD
SCLK
SDATA
DACOUTPUT 1
CCDIN
CCDOut
Signal
8-BitDAC2
DACOUTPUT 2
BYPP COB BYP REFP CM REFN
Not Recommended for New Designs
VSP2560
VSP2562
VSP2566
www.ti.com SBES008 –AUGUST 2008
FUNCTIONAL BLOCK DIAGRAM
Copyright © 2008, Texas Instruments Incorporated Submit Documentation Feedback 15
Product Folder Links: VSP2560 VSP2562 VSP2566