Datasheet

V 6Φ
V 5BΦ
V 2Φ
V 1Φ
V 3AΦ
VΦ3B
V 4Φ
SUB
1000 pF
VΦ5A
VSP1900
www.ti.com SLES062A –MARCH 2003–REVISED JUNE 2012
LOADING DIAGRAM
R1, R2, R4, R6 60 Ω
Vertical clock series resistor R3A, R5A 240 Ω
R3B, R5B 80 Ω
CΦV1 1280 pF
CΦV3A, CΦV3B 640 pF
Vertical clock to GND
CΦV5A, CΦV5B 640 pF
CΦV2, CΦV4, CΦV6 400 pF
CΦV12 510 pF
CΦV23A, CΦV23B 50 pF
CΦV45A, CΦV45B 50 pF
Between vertical clock
CΦV3A4, CΦV3B4 260 pF
CΦV5A6, CΦV5B6 260 pF
CΦV61 100 pF
Substrate clock to GND CΦVSUB 1000 pF
Vertical clock GND resistor R GND 18 Ω
Figure 1. VSP1900 Loading Diagram
Copyright © 2003–2012, Texas Instruments Incorporated 7