Datasheet

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
GND
SUBN
V2N
V4N
V6N
DVDD
V5BN
CH5N
CH1N
V1N
CH2N
V3AN
V5AN
CH3N
GND
GND
GND
SUB
V2
V4
V6
V5B
VH
V1
V3A
V5A
V3B
VL
CH4N
V3BN
VSP1900
SLES062A –MARCH 2003–REVISED JUNE 2012 www.ti.com
PIN ASSIGNMENTS
DBT PACKAGE
(TOP VIEW)
TERMINAL FUNCTIONS
TERMINAL
TYPE DESCRIPTION
NAME NO.
GND 1, 15, 29, 30 P Ground
SUBN 2 DI CCD substrate clock SUB input
V2N 3 DI Vertical transfer clock 2 input
V4N 4 DI Vertical transfer clock 4 input
V6N 5 DI Vertical transfer clock 6 input
DVDD 6 P Digital power supply
V5BN 7 DI Vertical transfer clock 5B input
CH5N 8 DI Read out clock 5 input
CH1N 9 DI Read out clock 1 input
V1N 10 DI Vertical transfer clock 1 input
CH2N 11 DI Read out clock 2 input
V3AN 12 DI Vertical transfer clock 3A input
V5AN 13 DI Vertical transfer clock 5A input
CH3N 14 DI Read out clock 3 input
V3BN 16 DI Vertical transfer clock 3B input
CH4N 17 DI Read out clock 4 input
VL 18 P Output driver power supply
V3B 19 DO Vertical transfer clock 3B output
V5A 20 DO Vertical transfer clock 5A output
V3A 21 DO Vertical transfer clock 3A output
V1 22 DO Vertical transfer clock 1 output
VH 23 P Output driver power supply
V5B 24 DO Vertical transfer clock 5B output
V6 25 DO Vertical transfer clock 6 output
V4 26 DO Vertical transfer clock 4 output
V2 27 DO Vertical transfer clock 2 output
SUB 28 DO CCD substrate clock SUB output
4 Copyright © 2003–2012, Texas Instruments Incorporated