Datasheet

UCD9248
SLVSA33A –JANUARY 2010–REVISED AUGUST 2012 www.ti.com
Each rail can be optionally configured to monitor a sequencing input pin for a specified period of time after it
turns on and reaches its power good threshold. If the programmable timeout is reached before the input pin state
matches its defined logic level, the rail is shut down, and a status error posted. This feature could be used, for
example, to ensure that an LDO on the board did turn on when the main system voltage came up. Each rail is
enabled independently of the other rails and has a unique timeout value; a single input pin is used as the timeout
source.
The setup of the GPIO_SEQ_CONFIG command is aided by the use of the Fusion Digital Power™ Designer,
which graphically displays relationships between rails and provides intuitive controls to allocate and configure
available resources.
The following pins are available for use as sequencing control, provided they are not being used for their primary
purpose:
PIN NAME 80-PIN
DPWM-1A IN/OUT
DPWM-1B IN/OUT
DPWM-2A IN/OUT
DPWM-2B IN/OUT
DPWM-3A IN/OUT
DPWM-3B IN/OUT
DPWM-4A IN/OUT
DPWM-4B IN/OUT
FAULT-1A IN/OUT
FAULT-1B IN/OUT
FAULT-2A IN/OUT
FAULT-2B IN/OUT
FAULT-3A IN/OUT
FAULT-3B IN/OUT
FAULT-4A IN/OUT
FAULT-4B IN/OUT
SRE-1A IN/OUT
SRE-1B IN/OUT
SRE-2A IN/OUT
SRE-2B IN/OUT
SRE-3A IN/OUT
SRE-3B IN/OUT
SRE-4A IN/OUT
SRE-4B IN/OUT
PGOOD IN/OUT
SEQ-1 IN/OUT
SEQ-2 IN
SEQ-3 IN
Non-volatile Memory Error Correction Coding
The UCD9248 uses Error Correcting Code (ECC) to improve data integrity and provide high reliability storage of
Data Flash contents. ECC uses dedicated hardware to generate extra check bits for the user data as it is written
into the Flash memory. This adds an additional six bits to each 32-bit memory word stored into the Flash array.
These extra check bits, along with the hardware ECC algorithm, allow for any single bit error to be detected and
corrected when the Data Flash is read.
ADCRef Pin
The ADCRef pin is the decoupling pin for the ADC12. Connect this pin to ground through a 0.1µF to 1µF
capacitor.
28 Submit Documentation Feedback Copyright © 2010–2012, Texas Instruments Incorporated