Datasheet

UCD9222
www.ti.com
SLVSAL7A NOVEMBER 2010REVISED FEBRUARY 2011
Table 1. PIN FUNCTIONS
PIN NO. PIN LABEL DESCRIPTION
1 IinMon/AuxADC4 Input current monitor, or Auxiliary ADC input 4
2 Temp2/AuxADC2 Temperature sense input for Rail 2, or Auxiliary ADC input 2
3 CS2A Power stage 2A current sense input and input to analog comparator 2
4 VinMon Input voltage monitor
5 nRESET Active low device reset input. Pull up to 3.3V with a 10k ohm resistor
6 FLT1A Fault indicator for stage 1A
7 VID1S VID Select pin for Rail 1
8 FLT2A Fault indicator for stage 2A
9 VID2S VID Select pin for Rail 2
10 PMBus_Clk PMBus Clock. Pull up to 3.3V with a 2k ohm resistor
11 PMBus_Data PMBus Data. Pull up to 3.3V with a 2k ohm resistor
12 DPWM1A Digital Pulse Width Modulator output 1A
13 PG1 Rail 1 Power Good Indicator
14 DPWM2A Digital Pulse Width Modulator output 2A
15 PG2 Rail 2 Power Good Indicator
16 VID1A VID input pin for Rail 1 least significant bit
17 PowerGood Power Good Indication
18 VID1B VID input pin for Rail 1
19 PMBus_Alert PMBus Alert. Pull up to 3.3V with a 10k ohm resistor
20 PMBus_Cntrl PMBus Control. Pull up to 3.3V with a 10k ohm resistor
21 VID1C VID input pin for Rail 1 most significant bit
22 VID2A VID input pin for Rail 2 least significant bit
23 VID2B VID input pin for Rail 2
24 VID2C VID input pin for Rail 2 most significant bit
25 EN1 Rail 1 Enable
26 EN2 Rail 2 Enable
27 JTAG_TCK JTAG Test Clock
28 SyncOut/JTAG_TDO Mux'ed pin JTAG Test Data Output, DPWM Sync Output
29 SyncIn/JTAG_TDI Mux'ed pin JTAG Test Data In, DPWM Sync Input
30 JTAG_TMS JTAG Test mode select. Pull up to 3.3V with a 10k ohm resistor
31 (JTAG) nTRST JTAG Test Reset Tie to ground with a 10k ohm resistor
32 Dgnd3 Digital Ground
33 V33DIO 3.3V supply for Digital I/O and Core
34 V33A Analog 3.3V supply
35 BPCap 1.8V Bypass Capacitor tie 0.1 µF cap to analog ground
36 Agnd2 Analog ground
37 EAp1 Error analog, differential voltage, Positive channel 1 input
38 EAn1 Error analog, differential voltage, Negative channel 1 input
39 EAp2 Error analog, differential voltage, Positive channel 2 input
40 EAn2 Error analog, differential voltage, Negative channel 2 input
41 V33FB Connection to the base of 3.3V linear regulator transistor (no connect if unused)
42 CS1A Power stage 1A current sense input and input to analog comparator 1
43 Addr1 PMBus Address sense. Channel 1.
44 Addr0 PMBus Address sense. Channel 0.
45 Vtrack/AuxADC3 Tracking voltage input, or Auxiliary ADC input 3
46 Temp1/AuxADC1 Temperature sense input for Rail 1, or Auxiliary ADC input 1
47 Agnd3 Analog ground
© 20102011, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Link(s) :UCD9222