Datasheet

SLAVE
ADDRESS
R/W
REGISTER
ADDRESS
DATAA
A/A
PA
Frommastertoslave
Fromslavetomaster
A =acknowledge(SDA low)
=Notacknowledge(SDA high)
A
S=START condition
P =STOP condition
1 7 1 1 8 1 8 1 1
0 (write)
S
S
R/W R/W
A
A P
Frommastertoslave
Fromslavetomaster
Sr=RepeatedSTART
Sr
SLAVE
ADDRESS
SLAVE
ADDRESS
DATA
DATA
0 (write)
REGISTER
ADDRESS
A
A
A
A
1 (read)
A/A
(nbytes+
acknowledge)
A =acknowledge(SDA low)
=Notacknowledge(SDA high) A
S=START condition
P =STOP condition
1 7 1 1 8 1 8 1 11 7 1 1
UCD9081
www.ti.com SLVS813B –JUNE 2008–REVISED DECEMBER 2010
I
2
C UNIDIRECTIONAL TRANSFER
Figure 9. I
2
C Register Access with START/STOP
Registers that can be read are implemented using an I
2
C read operation, which can use the I
2
C combined format
that changes data direction during the transaction. This transaction uses an I
2
C repeated START during the
direction change.
I
2
C COMBINED FORMAT
Figure 10. I
2
C Register Access with Repeated START
The UCD9081 also supports a feature that auto-increments the register address pointer for increased efficiency
when accessing sequential blocks of data. It is not necessary to issue separate I
2
C transactions.
Copyright © 2008–2010, Texas Instruments Incorporated Submit Documentation Feedback 23
Product Folder Link(s) :UCD9081