Datasheet

3
1
4
2
5
6
7
3V3 Regulator
and Reference
UVLO
12
14
11
13
10
9
8
NC
NC
3V3
IN1
AGND
IN2
CLF
ILIM
VDD
PVDD
OUT1
OUT2
PGND
CS
+
S
D
Q
Q R
R
+
25 mV
VIT−
10%
90%
INPUT
OUTPUT
VIT+
t
D1
t
F
t
F
t
D2
UCD7201
www.ti.com SLUS645E –FEBRUARY 2005–REVISED NOVEMBER 2009
FUNCTIONAL BLOCK DIAGRAM
Figure 1. UCD7201
Timing Diagram
Copyright © 2005–2009, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Link(s): UCD7201