Datasheet

JTAG Connector
Logic Analyzer Connector
UART PC Connection
R9
10K
R10
10K
R5
10K
R7
10K
R8
10K
R4
10K
R6
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
J1
TP12
TP15
TP14
TP11
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
J35
TP1
C8
0.1uF
1
2
3
J16
1
2
3
4
5 6
7
8
9
10
11
J4
1
2
3
J17
TP2
C7
0.1uF
C5
0.1uF
TP3
C10
0.1uF
1
EN
2
C1+
3
V+
4
C1-
5
C2+
6
C2-
7
V-
8
R1IN
9
R1OUT
10
INVALID
11
T1IN
12
FORCEON
13
T1OUT
14
GND
15
VCC
16
FORCEOFF
U4
SN75C3221DBR
C9
0.1uF
+3_3V
[1,2,4,5,6,9]
TCK/TCAP/SYNC/PWM0
[1,2]
TDO
[1,2]
+3_3V
[1,2,4,5,6,9]
TDI
[1,2]
+3_3V
[1,2,4,5,6,9]
TMS
[1,2]
DPWM3B
[1,2,7]
DPWM3A
[1,2,7]
DPWM2A
[1,2,7]
DPWM1B
[1,2,7]
DPWM0B
[1,2,7]
DPWM0A
[1,2,7]
SCI_TX1
[1,2,5]
SCI_RX1
[1,2,5]
PWM0/ADC_EXT/TCAP/SYNC
[1,2]
DPWM2B
[1,2,7]
DPWM1A
[1,2,7]
PMBUS_DATA
[1,2,6]
PMBUS_CLK
[1,2,6]
INT_EXT
[1,2]
/RESET
[1,2]
PWM0/SYNC/TCAP/ADC_EXT
[1,2]
SCI_TX0
[1,2,4,5]
PWM1
[1,2,4]
FAULT1
[1,2]
FAULT2
[1,2]
SCI_RX0
[1,2,4,5]
PWM0
[1,2,4]
FAULT0
[1,2]
PMBUS_ALERT
[1,2,6]
PMBUS_CTRL
[1,2,6]
FAULT3
[1,2]
+3_3V
[1,2,4,5,6,9]
DGND
DGND
DGND
DGND
SCI_TX1
[1,2,5]
SCI_RX1
[1,2,5]
SCI_TX0
[1,2,4,5]
SCI_RX0
[1,2,4,5]
Schematics www.ti.com
Figure 5. UCD3138OL64EVM-031 Schematics (UART and JTAG) 5 of 9
8
Using the UCD3138OL64EVM-031 SLUUA10–October 2012
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated