Datasheet

1
2
3
4
5
6
7
14
13
12
11
10
9
8
VDD VSS
VBULK
CS
LINESNS
CS
REFIN
NC
FAULT
BIASSNS
TST
NC
BIASCTRL
PFCDRV
UCC29910A
SLUSAK8A –MAY 2011– REVISED JUNE 2011 www.ti.com
DEVICE INFORMATION
UCC29910A 14- Pin TSSOP (PW)
TERMINAL FUNCTIONS
TERMINAL
I/O DESCRIPTION
NAME NO.
Provides power to the device; should be decoupled with ceramic capacitor (1 µF), connected
VDD 1 -
directly across pins 1-14.
VBULK 2 I Voltage sensing of the bulk capacitor.
CS 3 I Current sense input for PFC stage.
LINESNS 4 I Rectified AC line sense input.
CS 5 I Current sense input for PFC stage.
REFIN 6 I Reference input for internal comparators/error amplifier.
NC 7 - NC, this pin is not used, and should be left open.
FAULT 8 I Fault input for over-voltage or over-load protection.
BIASSNS 9 I Sense input for the bias rail for startup control.
TST 10 I This pin should be connected directly to VDD.
NC 11 - No connection should be made to this pin.
BIASCTRL 12 O Control output for the external startup FET for startup control.
PFCDRV 13 O Drive for PFC FET.
VSS 14 - Ground for internal circuitry.
4 Submit Documentation Feedback Copyright © 2011, Texas Instruments Incorporated
Product Folder Link(s): UCC29910A