Datasheet

CLOCK
RAMP
and
COMP
PWM
Signal
OUTA
OUTB
OUTC
OUTD
0 0.5 1.0
100
1.5 2.0 2.5
200
300
400
500
V - Current Sense Voltage - V
CS
t - Dela y T
delay
ime - ns
A = V
ADS
/V
CS
R
DELAY
= 10 kW
A = 1.0
A = 0.8
A = 0.6
A = 0.4
A = 0.2
A = 0.1
UCC2895-Q1
SLUS783C –MAY 2008–REVISED AUGUST 2012 www.ti.com
Figure 5. Delay Time Under Varying ADS Voltages
Figure 6. Timing Diagram (No Output Delay Shown, COMP to RAMP Offset Not Included)
14 Submit Documentation Feedback Copyright © 2008–2012, Texas Instruments Incorporated
Product Folder Link(s): UCC2895-Q1