Datasheet

0.0
CS Voltage - V
350
1.0
T
AFSET
, T
BESET
- Time Delay - ns
TIME DELAY (T
EF
= R
EF
= 13 kW)
vs
CS VOLTAGE
300
100
5
250
150
50
200
0.2 0.4 0.6 0.8 1.2 1.4 1.6 1.8
K
A
= 0.00
K
A
= 0.25
K
A
= 0.50
K
A
= 0.75
K
A
= 0.90
K
A
= 1.00
0.0
CS Voltage - V
2000
1.0
T
AFSET
, T
BESET
- Time Delay - ns
TIME DELAY (T
AF
= R
BE
= 90 kW)
vs
CS VOLTAGE
1800
600
5
1400
800
200
1200
0.2 0.4 0.6 0.8 1.2 1.4 1.6 1.8
K
A
= 0.0
K
A
= 0.4
K
A
= 0.5
K
A
= 0.8
K
A
= 0.9
K
A
= 1.0
1600
1000
400
UCC28950
www.ti.com SLUSA16B –MARCH 2010–REVISED OCTOBER 2011
The plots in Figure 8 and Figure 9 show delay time settings as function of CS voltage and K
EF
for two different
conditions: R
EF
= 13 kΩ (Figure 8) and R
EF
= 90 kΩ (Figure 9)
Figure 8. Delay Time T
AFSET
and TBESET
(Over CS voltage and selected K
EF
for R
EF
equal 13 kΩ)
Figure 9. Delay Time T
AFSET
and T
BESET
(Over CS voltage and selected K
EF
for R
EF
equal 90 kΩ)
Copyright © 2010–2011, Texas Instruments Incorporated Submit Documentation Feedback 17
Product Folder Link(s): UCC28950