Datasheet

Q
R
D
DRV
GND
V
GATE
+
VDD
10V/8V
Enable
PWM
MOT
3V
Shutdown
and
Restart
1V
ZCD
Zero Current
Detect
Fault Timing&
Control
CL
FB
Output
Voltage
Sense
Maximum On Time
& Fault Response
Control
UVLO
Latch
or
Retry
2V
VGG
UCC28610
Block Diagram
5V
OV
Fault
Driver
Bulk
Discharge
V
GATE
Enable
PWM
13V
10V/6V
Fault Latch
Reset
Fault Latch
Reset
HS
Drive
VDD
Switch
VGG
LDO
Reg
VGG
Shunt
0?A < I
FB
< 210?A
I
FB
> 210?A
I
FB
= 0
Overload
Green-mode
Modulators
I
FB
Feedback
Processing
Thermal
Shutdown
6
5
7
3
4
2
1
8
+
+
UVLO
I
FB
t
S
1/t
S
Freq. Modulator
I
FB
I
FB
I
P
Current
Modulator
I
FB
I
FB
7.5k?
+
I
MOT
Fault
14V
UCC28610
SLUS888F –JANUARY 2009–REVISED SEPTEMBER 2012 www.ti.com
Block Diagram
Figure 19. Symplified Block Diagram
12 Submit Documentation Feedback Copyright © 2009–2012, Texas Instruments Incorporated
Product Folder Links: UCC28610