Datasheet
SLUS544E − SEPTEMBER 2003 − REVISED MARCH 2009
2
www.ti.com
DESCRIPTION (CONTINUED)
Additional features include a programmable internal slope compensation with a special circuit which is used to
ensure exactly the same slope is added to each channel and a high voltage 110-V internal JFET for easier
startup for the wider hysteresis UCC28221 version.
The UCC28220 is available in both 16-pin SOIC and low-profile TSSOP packages. The UCC28221 also comes
in 16-pin SOIC package and a slightly larger 20-pin TSSOP package to allow for high voltage pin spacing to
meet UL1950 creepage clearance safety requirements.
ORDERING INFORMATION
TEMPERATURE RANGE
UVLO THRESHOLDS
110-V HV JFET
STARTUP CIR-
PACKAGED DEVICES
TEMPERATURE RANGE
T
A
= T
J
UVLO THRESHOLDS
STARTUP CIR-
CUIT
SOIC−16 (D) TSSOP-16 (PW) TSSOP-20 (PW)
−40°C to +105°C
10 V on / 8 V off NO UCC28220D UCC28220PW −
−40°C to +105°C
13 V on / 8 V off YES UCC28221D − UCC28221PW
NOTE: D (SOIC) and PW (TSSOP) packages are available taped and reeled. Add R suffix to device type, e.g. UCC28220DR or UCC28221PWR.
The reel quanities are 2,500 devices per reel for D package and 2,000 devices per reel for the PW package.
CONNECTION DIAGRAM
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
LINEOV
LINEHYS
VDD
CS1
SLOPE
CS2
SS
CTRL
VIN (for UCC28221)
N/C (for UCC28220)
LINEUV
REF
OUT1
OUT2
GND
CHG
DISCHG
UCC28220D, UCC28220PW
and UCC28221D PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
N/C
LINEOV
LINEHYS
VDD
CS1
SLOPE
CS2
SS
CTRL
N/C
VIN
N/C
LINEUV
REF
OUT1
OUT2
GND
CHG
DISCHG
N/C
UCC28221PW PACKAGE
(TOP VIEW)
RECOMMENDED OPERATION CONDITIONS
Parameter Symbol Condition
High voltage start-up input V
IN
36 V to 76 V
Supply voltage V
DD
8.4 V to 14.5 V