Datasheet

1
2
3
4
5
6
7
11
12
13
14
15
16
ZCDA
VREF
GDA
PGND
VCC
GDB
ZCDB
VSENSE
PHB
COMP
AGND
VINAC
HVSEN
10
CS
8
9
PWMCNTL
TSET
UCC28063D
SOIC 16-Pin (D)
UCC28063
www.ti.com SLUSAO7 –SEPTEMBER 2011
DEVICE INFORMATION
TERMINAL FUNCTIONS
TERMINAL
I/O DESCRIPTION
NAME NO.
AGND 6 - Analog Ground
COMP 5 O Error Amplifier Output
CS 10 I Current Sense Input
GDA 14 O
Channel A and Channel B Gate Drive Output
GDB 11 O
HVSEN 8 I High Voltage Output Sense
PHB 4 I Phase-B Enable/Disable
PWMCNTL 9 O PWM-Control Output
TSET 3 I Timing Set
VCC 12 - Bias Supply Input
VINAC 7 I Input AC Voltage Sense
VREF 15 O Voltage Reference Output
VSENSE 2 I Output DC Voltage Sense
ZCDA 16 I
Zero Current Detection Inputs
ZCDB 1 I
Copyright © 2011, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Link(s): UCC28063