Datasheet

UCC28063
www.ti.com SLUSAO7 –SEPTEMBER 2011
ABSOLUTE MAXIMUM RATINGS
(1)
All voltages are with respect to GND, −40°C < T
J
= T
A
< 125°C, currents are positive into and negative out of the specified
terminal, unless otherwise noted.
MIN MAX UNIT
VCC
(2)
−0.5 21
PWMCNTL −0.5 20
Continuous input voltage range COMP
(3)
, PHB, HVSEN
(4)
, VINAC
(4)
, VSENSE
(4)
−0.5 7 V
ZCDA, ZCDB −0.5 4
CS
(5)
−0.5 3
VCC 20
Continuous input current PWMCNTL 10
ZCDA, ZCDB ±5
mA
Peak input current CS −30
Output current VREF −10
Continuous gate current GDA, GDB
(6)
±25
Operating −40 125
Junction Temperature, T
J
Storage −65 150 °C
Lead Temperature, T
SOL
Soldering, 10s 260
Human Body Model (HBM) 2,000
V
Charged Device Model (CDM) 500
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only and functional operation of the device at these or any other condition beyond those included under Recommended Operating
Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods of time may affect device reliability.
(2) Voltage on VCC is internally clamped. VCC may exceed the continuous absolute maximum input voltage rating if the source is current
limited below the absolute maximum continuous VCC input current level.
(3) In normal use, COMP is connected to capacitors and resistors and is internally limited in voltage swing.
(4) In normal use, VINAC, VSENSE, and HVSEN are connected to high-value resistors and are internally limited in negative-voltage swing.
Although not recommended for extended use, VINAC, VSENSE, and HVSEN can survive input currents as high as -10mA from negative
voltage sources, and input currents as high as +0.5mA from positive voltage sources.
(5) In normal use, CS is connected to a series resistor to limit peak input current during brief system line-inrush conditions. In these
situations, negative voltage on CS may exceed the continuous absolute maximum rating.
(6) No GDA or GDB current limiting is required when driving a power MOSFET gate. However, a small series resistor may be required to
damp resonant ringing due to stray inductance.
Copyright © 2011, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Link(s): UCC28063