Datasheet

t
D1
t
D1
Low
90%
10%
IN- pin
OUTPUT
High
INPUT
(IN+ pin)
Low
High
t
f
t
r
t
D1
t
D1
Low
90%
10%
IN- pin
OUTPUT
High
INPUT
(IN+ pin)
Low
High
t
f
t
r
UCC27511
UCC27512
www.ti.com SLUSAW9E –FEBRUARY 2012–REVISED DECEMBER 2013
ELECTRICAL CHARACTERISTICS (continued)
VDD = 12 V, T
A
= T
J
= -40°C to 140°C, 1-µF capacitor from VDD to GND. Currents are positive into, negative out of the
specified terminal.
PARAMETER TEST CONDITION MIN TYP MAX UNITS
Switching Time
VDD = 12 V
C
LOAD
= 1.8 nF, connected to OUTH and OUTL pins tied 8 12
together
t
R
Rise time
(3)
VDD = 4.5 V
16 22
C
LOAD
= 1.8 nF
VDD = 12 V
C
LOAD
= 1.8 nF, connected to OUTH and OUTL pins tied 7 11
together
t
F
Fall time
(3)
VDD=4.5V
7 11
C
LOAD
= 1.8 nF
VDD = 12 V
ns
5-V input pulse C
LOAD
= 1.8 nF, connected to OUTH and 4 13 23
OUTL pins tied together
IN+ to output propagation
t
D1
delay
(3)
VDD = 4.5 V
5-V input pulse C
LOAD
= 1.8 nF, connected to OUTH and 4 15 26
OUTL pins tied together
VDD = 12 V
C
LOAD
= 1.8 nF, connected to OUTH and OUTL pins tied 4 13 23
together
IN- to output propagation
t
D2
delay
(3)
VDD = 4.5 V
C
LOAD
= 1.8 nF, connected to OUTH and OUTL pins tied 4 19 30
together
(3) See timing diagrams in Figure 1, Figure 2, Figure 3 and Figure 4.
Figure 1. Non-Inverting Configuration
(PWM Input To IN+ pin (IN- Pin Tied To GND),
Output Represents OUTH And OUTL Pins Tied Together In The UCC27511)
Copyright © 2012–2013, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Links: UCC27511 UCC27512