Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsPMICsPMIC - voltage regulators - DC DC switch controllers SOIC 16

www.ti.com

FEATURES DESCRIPTION

OSC

1.4V

GATE

REF

GEN

Internal

Bias

Output

Inhibit

VREF Good

VCC Good

UVLO

Shutdown

CPRTR

LIM

CPRTR

Inhibit

Wide Bandwidth

(Set Dom.)

1.25V

PWM Latch (Set Dom.)

9mA

Clock

Ramp

E/A Out

INV

Error

Amp

Soft Start

LIM

/SD

Gnd V

REF

5.1V

Pwr Gnd

INV

OUT

Out

UC1824

UC2824

UC3824

SLUS326A – MARCH 1997 – REVISED JULY 2007

HIGH SPEED PWM CONTROLLER

• Complementary Outputs

The UC1824 family of PWM control devices is

optimized for high frequency switched mode power

• Practical Operation Switching Frequencies to

supply applications. Particular care was given to

1 MHz

minimizing propagation delays through the

• 50-ns Propagation Delay to Output

comparators and logic circuitry while maximizing

• High Current Dual Totem Pole Outputs (1.5 A

bandwidth and slew rate of the error amplifier. This

Peak)

controller is designed for use in either current mode

or voltage mode systems with the capability for input

• Wide Bandwidth Error Amplifier

voltage feed-forward.

• Fully Latched Logic With Double Pulse

Protection circuitry includes a current limit

Suppression

comparator with a 1-V threshold, a TTL compatible

• Pulse-by-Pulse Current Limiting

shutdown port, and a soft-start pin which doubles as

• Soft Start/Maximum Duty Cycle Control

a maximum duty cycle clamp. The logic is fully

• Under-Voltage Lockout with Hysteresis

latched to provide jitter free operation and prohibit

multiple pulses at an output. An under-voltage

• Low Start Up Current (1.1 mA)

lockout section with 800 mV of hysteresis assures

• Trimmed Bandgap Reference (5.1 V ± 1%)

low start up current. During under-voltage lockout,

the outputs are high impedance.

BLOCK DIAGRAM

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (14 pages)

PAGE 1
UC1824 UC2824 UC3824 www.ti.com SLUS326A – MARCH 1997 – REVISED JULY 2007 HIGH SPEED PWM CONTROLLER FEATURES • • • • • • • • • • • DESCRIPTION Complementary Outputs Practical Operation Switching Frequencies to 1 MHz 50-ns Propagation Delay to Output High Current Dual Totem Pole Outputs (1.
PAGE 2
UC1824 UC2824 UC3824 www.ti.com SLUS326A – MARCH 1997 – REVISED JULY 2007 DESCRIPTION (CONTINUED) These devices feature totem pole outputs designed to source and sink high peak currents from capacitive loads, such as the gate of a power MOSFET. The on state is designed as a high level. ABSOLUTE MAXIMUM RATINGS (1) (2) Supply voltage (pins 13, 15) VALUE UNIT 30 V Output current, source or sink (pins 11, 14) DC 0.5 Pulse (0.5 ms) 2 A Analog inputs (Pins 1, 2, 7) –0.3 TO 7 (Pin 8, 9) –0.
PAGE 3
UC1824 UC2824 UC3824 www.ti.com SLUS326A – MARCH 1997 – REVISED JULY 2007 PLCC-20 AND LCC-20 Q AND L PACKAGES (TOP VIEW) PACKAGE PIN FUNCTION FUNCTION N/C INV NI E/A Out Clock N/C RT CT Ramp Soft Start N/C ILIM/SD Gnd Out Pwr Gnd N/C VC INVOUT VCC VREF 5.
PAGE 4
UC1824 UC2824 UC3824 www.ti.com SLUS326A – MARCH 1997 – REVISED JULY 2007 ELECTRICAL CHARACTERISTICS Unless otherwise stated, these specifications apply for, RT = 3.65k, CT = 1 nF, VCC = 15 V, –55°C < TA < 125°C for the UC1824, –40°C < TA < 85°C for the UC2824, and 0°C < TA < 70°C for the UC3824, TA = TJ. PARAMETER UC1824 UC2824 TEST CONDITIONS UC3824 UNIT MIN TYP MAX MIN TYP MAX 5.05 5 Reference Section Output voltage TJ = 25°C, IO = 1 mA 5.10 5.15 5.10 5.
PAGE 5
UC1824 UC2824 UC3824 www.ti.com SLUS326A – MARCH 1997 – REVISED JULY 2007 ELECTRICAL CHARACTERISTICS (continued) Unless otherwise stated, these specifications apply for, RT = 3.65k, CT = 1 nF, VCC = 15 V, –55°C < TA < 125°C for the UC1824, –40°C < TA < 85°C for the UC2824, and 0°C < TA < 70°C for the UC3824, TA = TJ. PARAMETER UC1824 UC2824 TEST CONDITIONS MIN Current limit threshold TYP UC3824 MAX MIN TYP UNIT MAX 0.9 1 1.1 0.9 1 1.1 1.25 1.40 1.55 1.25 1.40 1.
PAGE 6
UC1824 UC2824 UC3824 www.ti.
PAGE 7
UC1824 UC2824 UC3824 www.ti.com SLUS326A – MARCH 1997 – REVISED JULY 2007 Oscillator Circuit m Primary Output Deadtime vs CT (3k £ RT £ 100k) Primary Output Deadtime vs Frequency Timing Resistance vs Frequency 160 1.
PAGE 8
UC1824 UC2824 UC3824 www.ti.com SLUS326A – MARCH 1997 – REVISED JULY 2007 Forward Technique for Off-Line Voltage Mode Application Constant Volt-Second Clamp Circuit The circuit shown here will achieve a constant volt-second product clamp over varying input voltages. The ramp generator components, RT and CR are chosen so that the ramp at Pin 9 crosses the 1V threshold at the same time the desired maximum volt-second product is reached.
PAGE 9
UC1824 UC2824 UC3824 www.ti.com SLUS326A – MARCH 1997 – REVISED JULY 2007 Open-Loop Laboratory Test Fixture UDG-92036-2 This test fixture is useful for exercising many of the As with any wideband circuit, careful grounding and byUC1824’s functions and measuring their specifications. pass procedures should be followed. The use of a ground plane is highly recommended.
PAGE 10
PACKAGE OPTION ADDENDUM www.ti.
PAGE 11
PACKAGE OPTION ADDENDUM www.ti.com 28-Aug-2010 Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
PAGE 12
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device UC3824DWTR Package Package Pins Type Drawing SOIC DW 16 SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) 2000 330.0 16.4 Pack Materials-Page 1 10.75 B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 10.7 2.7 12.0 16.
PAGE 13
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) UC3824DWTR SOIC DW 16 2000 367.0 367.0 38.
PAGE 14
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.